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Abstract: The UML Prole for Modeling and Analysis of Real-Time and Embedded (RTE)
systems has recently been adopted by the OMG. Its Time Model extends the informal and
simplistic Simple Time package proposed by UML2 and oers a broad range of capabilities
required to model RTE systems including both discrete/dense and chronometric/logical time.
MARTE OMG specication introduces a Time Structure inspired from Time models of the
concurrency theory and proposes a new clock constraint specication language (CCSL) to
specify, within the context of UML, usual logical and chronometric time constraints.
This paper presents, for the rst time, the formal semantics of some representative CCSL
clock constraints concerning logical discrete time. Considering the Time Structure as a
concurrent system, we propose a dynamic interpretation to build acceptable solutions that
fully respect the constraints. An unusual example about processing Easter days illustrates
the use of CCSL and the construction of solutions.
Key-words: Time Model, UML/MARTE, logical time
∗ Université de Nice Sophia Antipolis
Constraintes d'Horloges de UML/MARTE CCSL
Résumé : L'OMG a récemment adopté le prol UML MARTE pour la Modélisation et
l'Analyse de systèmes Temps Réel et Embarqués (TRE). Son modèle de temps étend le
paquetage Simple Time de UML2 qui avait l'inconvénient d'être à la fois informel et simpliste.
Le modèle de MARTE propose un large spectre de nouvelles possibilités nécessaires pour la
modélisation de systèmes temps réel et notamment il prend en compte le temps discret
et dense, le temps logique et chronométrique. La spécication OMG de MARTE est très
volumineuse et n'orait pas le cadre idéal pour une spécication formelle. Elle dénit une
structure de temps inspirée de modèles issus de la théorie de la concurrence. Elle propose
également un langage de spécication de contraintes d'horloges (CCSL) pour spécier les
contraintes de temps usuelles du domaine, contraintes qui utilisent à la fois le temps logique
et chronométrique. La spécication montre aussi comment intégrer ces contraintes dans un
modèle UML existant.
Ce papier présente pour la première fois la sémantique formelle d'une sélection de contraintes
d'horloge oertes par CCSL. Cette sélection ne concerne que du temps discret et logique, mais
est toutefois représentative de la diversité des contraintes proposées. Le papier considère la
structure de temps de MARTE comme un système concurrent et propose une interprétation
dynamique de ce système pour calculer des solutions acceptables, c'est-à-dire qui respectent
toutes les contraintes. Un exemple original, qui calcule la date de Pâques, est utilisé pour
illustrer la puissance du langage CCSL et la construction dynamique de solutions acceptables.
illustrates the use of CCSL and the construction of solutions.
Mots-clés : Modèle de Temps, UML/MARTE, temps logique
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1 Introduction
The Unied Modeling Language (UML) [1] aims at being a unied and general-purpose
modeling language. Its semantics is purposely loose to cover a large domain and introduces
so-called semantic variation points that provide for extensions to rene (or even dene)
a semantics when required for a specic domain. These extensions are to be dened in
the context of a UML Prole. In the domain of real-time and embedded (RTE) systems,
the Object Management Group (OMG) has recently adopted the UML Prole for Modeling
and Analysis of Real-Time and Embedded systems (MARTE) [2], which is currently in the
nalization phase. In its foundations, MARTE denes a broadly expressive Time Model to
provide for a generic timed interpretation of UML models. The idea is to precisely dene
a semantics within the Prole rather than allowing tools for giving their own, possibly
incompatible with other tools of the same domain.
MARTE Time Structure is heavily inspired by the Tagged Signal Model [3], which intends
to dene a common framework for comparing several Models of Computation and Commu-
nication in the RTE domain, and from various works around synchronous languages [4] and
more generally polychronous/multiclock languages well-suited to specify Globally Asyn-
chronous and Locally Synchronous (GALS) systems. The concrete syntax of our language,
called Clock Constraint Specication Language (CCSL), is part of MARTE Prole but is not
normative and not based on any existing language to let tool vendors choose their own
technology. Our goal has been to use explicit keywords that denote usual concepts of the
domain (periodic, sporadic, sampling. . . ).
This paper presents a precise semantics of some frequently used CCSL statements (con-
straint expressions) but is not a comprehensive description of the language, which has already
been informally introduced in a previous work [5]. Section 2 denes MARTE Time Struc-
ture. Then, the specication of an academic example, simple and yet representative of the
wide variety of proposed clock constraints, is given in Section 3. Section 4 continues on
the semantics of MARTE clock constraints. Section 5 shows how clock constraints can be
composed to obtain one (of the possibly many) behavior that satises the clock constraints,
or reject the specication when the system is inconsistent (incompatible clock constraints).
This dynamic clock calculus lays the path to a UML simulator for real-time systems. Before
concluding, we briey compare CCSL with other models related to the RTE domain.
2 Logical Time
MARTE Time model deals with both discrete and dense time. In MARTE, a clock gives access
to a time structure. A clock can be either chronometric or logical. The former is related to
physical time while the latter is not. This paper focuses on discrete-time logical clocks
referred to as logical clocks in this paperand time is qualied as logical. Logical time
is the time model in use in synchronous languages [4]. Logical clocks as originally dened
by Lamport [6] are a special case where the labeling function is an increasing monotonic
function.
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Figure 1: An example of discrete time Clock
2.1 Clock
A Clock is a 5-tuple 〈I,≺,D, λ, u〉 where I is a set of instants, ≺ is a quasi-order relation
on I, named strict precedence, D is a set of labels, λ : I → D is a labeling function, u is a
symbol, standing for a unit. For logical clocks, u is often called tick, it can be processorCycle
(or a busCycle) as well or any other logical activation of a behavior. The ordered set 〈I,≺〉
is the temporal structure associated with the clock. ≺ is a total, irreexive, and transitive
binary relation on I.
A discrete-time clock is a clock with a discrete set of instants I. Since I is discrete, it can
be indexed by natural numbers in a fashion that respects the ordering on I: let N? = N\{0},
idx : I → N?, ∀i ∈ I, idx(i) = k if and only if i is the kth instant in I. In MARTE, a logical
clock can be associated with any Event: this clock ticks at each event occurrence.
For any discrete time clock c = 〈Ic,≺c,Dc, λc, uc〉, c[k] denotes the kth instant in Ic (i.e.,
k = idxc (c[k])). For any instant i ∈ Ic of a discrete time clock, °i is the unique immediate
predecessor of i in Ic. For simplicity, we assume a virtual instant the index of which is 0, and
which is the (virtual) immediate predecessor of the rst instant. i° is the unique immediate
successor of i in Ic, if any.
Example of Clock :
The Clock Days (Figure 1) is a discrete-time clock. It is a logical representation of calendar
days starting on the 1st of March 2008. Note that instants are strictly ordered, but the
interval between two consecutive instants is meaningless in this logical model. In this exam-
ple, the labels are dates, with optional additional text (e.g., Easter in the label attached
to the 23rd instant).
Often D is a data type with associated operations (e.g., a scalar domain like integer or
real numbers). In this paper we are not concerned with the labels.
INRIA
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Figure 2: Graphical representation of instant relations
2.2 Time structure
A Time Structure is a pair 〈C,4〉 where C is a set of clocks, 4 is a binary relation on
⋃
c∈C Ic,
named precedence. 4 is reexive and transitive. From 4 we derive four new relations:
Coincidence (≡,4 ∩ <), Strict precedence (≺,4 \ ≡), Independence (‖, 4 ∪ <), and
Exclusion (# ,≺ ∪ ). The graphical representation of instant relations is given in Figure 2.
Let I =
(⋃
c∈C Ic
)
/ ≡. The Time Structure T = 〈C,4〉 is well-structured if 〈I,4〉 is a
partially ordered set (POset).
3 Example: Easter date
As a running example, we choose to specify the clock EasterDays, the instants of which
stand for Easter days.
3.1 Specication
The canonical rule is that Easter Day is the rst Sunday after the 14th day of the lunar
month that falls on or after March 21st(nominally the day of the vernal equinox)
We reformulate this specication, emphasizing and numbering the various requirements:
Easter Day is the rst Sunday ¬ after ­ the 14th day of the lunar month ® that falls on
or after ¯ the vernal equinox °.
Some requirements refer to events (Sunday ¬, vernal equinox °); others envolve tem-
poral operators (after ­, on or after ¯). Some event names are domain-specic and need
additional explanations: the nominal full moon ®, which is dened as the 14th day of the
lunar month, is an ecclesiastic full moon, distinct from the astronomic one. It occurs ex-
actly 14 days after the new moon. Similarly, the ecclesiastic vernal equinox always occurs
on March 21st, while the date of the actual spring equinox is the 21st or the 22nd.
3.2 Modeling in terms of logical clocks
A logical clock is associated with each event Day, Sunday, VernalEquinoxDay, NewMoon-
Day, FullMoonDay. Figure 3 represents these clocks respectively named Days, Sundays, VE-
quinoxDays, NewMoonDays, FullMoonDays, and the constraints between instants imposed
RR n° 6540
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Figure 3: Easter temporal constraints
by the canonical rule for Easter. The numbers on the picture refer to the requirements
abovementioned.
Of course, the relations on instants represented in Figure 3 hold for all Easter days. So,
instead of expressing many times the same constraints on an instant-pair base, it is more
convenient to express constraints directly between clocks. This is what clock constraints are
all about. Clock contraints are described in Section 4. The questions are now:
1. How to express the clock constraints (syntax)?
2. What is the semantics of the clock constraints?
3. How to compute/analyze/simulate the behavior of a system that satises the set of
clock constraints?
Question 1 is addressed by dedicated languages. In MARTE we have proposed a language
to specify clock constraints: the Clock Constraint Specication Language (CCSL). We have
also developed a GUI that allows capture of clock constraints. To answer question 2 we
adopt a mathematical characterization of the clock constraints. As for the behavior, we
propose in this paper a state-based model and rules for transition rings. All these points
are discussed in the following sections.
4 Expression of clock constraints
The relationships introduced in Section 2.2 are binary relations relating pairs of instants.
Specifying a full time structure using only these elementary relationships is not realistic.
Moreover clocks are usually innite, therefore forbidding an enumerative specication of
INRIA
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Figure 4: Coincidence-base clock constraint
the instant constraints. Hence the idea to introduce clock constraints. Instead of dening
individual instant pairings, a clock constraint species generic associations between instants
of the constrained clocks.
In this section we dene the more general clock constraints and we introduce some usual
constraints, derived from the basic ones. The clock constraints can be classied in three
main categories: 1) coincidence-based constraints, 2) precedence-based constraints, and 3)
mixed constraints.
4.1 Coincidence-based clock constraint
Coincidence-based clock constraints are very classical in synchronous languages and can then
be very easily specied with such languages.
4.1.1 Sub-Clocking
is the basic coincidence-based clock constraint relationship.
B isSubClockOf A, where A and B are clocks, B being a discrete-time clock (IB is countable).
Intuitively, this means that each instant in B is coincident with one instant in A, and this
without introducing causality loop (Figure 4). More formally:
∃h : IB → IA such that
(1) h is injective
(2) h is order preserving: (∀i, j ∈ IB)(i ≺B j) =⇒ (h(i) ≺A h(j))
(3) an instant and its image are coincident: (∀i ∈ IB)i ≡ h(i)
In what follows, this constraint is denoted as B ⊆ A or equivalently A ⊇ B that reads
A is a super-clock of B. We also say that A isFinerThan B and B isCoarserThan A.
4.1.2 Derived coincidence-based clock constraints
specify h in dierent ways. Four instances are given hereafter:
Equality A = B means that the two clocks are synchronous: h is a bijection and the
instants of the two clocks are pair-wise coincident.
The next three constraints create a new clock from an existing one.
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Restriction A restrictedTo P where A is a clock and P is a predicate, creates a new clock
(sub-clock of A), say B, such that P is a predicate on IA × IB , and
(∀i ∈ IB ,∀j ∈ IA)h(i) = j ⇐⇒ P (j, i) = true
Discretization A discretizedBy r, where A is a dense-time clock and r is a real number,
creates a discrete-time clock (sub-clock of A), say B. The denition of the predicate P takes
account of the labeling function λA : IA → R:
(∀i ∈ IB)(∀j ∈ IA)(∃d ∈ R)P (j, i) = true⇐⇒ λA(j) = d+ (idxB(i)− 1) ∗ r
Filtering A filteredBy w, where A is a discrete-time clock and w is a binary word, creates
a discrete-time clock (sub-clock of A), say B, such that
(∀i ∈ IB ,∀j ∈ IA)h(i) = j ⇐⇒ idxA(j) = w ↑ idxB(i).
w ↑ k is the index of the kth 1 in w. The use of innite k-periodic binary words in this
kind of context has previously been made in N-Synchronous Kahn networks [7]. More about
binary words can be found in our previous work [5]. This constraint is frequently used and
denoted as A H w. It allows the specier to select a subset of instants, and then to enforce
other contraints on these instants. Note that, stating B = A H w constrains both A and B
and is equivalent to A H w = B.
4.2 Precedence-based clock constraint
Precedence-based clock constraints are easy to specify with concurrent models like Petri nets
but are not usual in synchronous languages.
4.2.1 Precedence
is the basic precedence-based clock constraint. It is twofold: A precedesB, andA strictly precedesB,
where A and B are clocks, B being a discrete-time clock. Intuitively, this means that each
instant in B (immediately) follows one instant in A (Figure 5). More formally:
For A precedes B, ∃h : IB → IA such that
(1) h is injective
(2) h is order preserving: (∀i, j ∈ IB)(i ≺B j) =⇒ (h(i) ≺A h(j))
(3) an instant and its image are ordered: (∀i ∈ IB)h(i) 4 i
(3′) if stricly precedes : (∀i ∈ IB)h(i) ≺ i
INRIA
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Figure 5: Precedence-base clock constraint
4.2.2 Derived precedence-based clock constraints
are illustrated by three often used clock constraints.
Speed Let A and B be two discrete-time clocks. A isFasterThan B (denoted by A 4 B)
if (∀i ∈ IB)(k = idxB(i)) =⇒ A[k] 4 B[k].
There also exists a strict form of this constraint: A isStrictlyFasterThan B (denoted by
A ≺ B) if (∀i ∈ IB)(k = idxB(i)) =⇒ A[k] ≺ B[k].
Of course, B isSlowerThanA (B isStrictlySlowerThanA, resp.) iff A isFasterThanB (A isStrictlyFasterThanB,
resp.).
Alternation A alternatesWith B, where A and B are discrete-time clocks, is dened by:
Let A′ = A H 0.1ω, (A 4 B) ∧ (B ≺ A′).
The following expression is equivalent and uses instant relations instead of clock relations,
(∀i ∈ IA)(k = idxA(i)) =⇒ (A[k] 4 B[k] ≺ A[k + 1]).
Synchronization A sync[α, β] B, where A and B are discrete-time clocks, α and β two
integers greater than 0. This constraint is more complex. Its characterization in terms of
the strictly precedes constraints needs auxiliary clocks:
Af = A H
(
0α−1.1
)ω
Bf = B H
(
0β−1.1
)ω
Af ≺ Bs
As = A H 0α.
(
1.0α−1
)ω
Bs = B H 0β .
(
1.0β−1
)ω
Bf ≺ As
This constraint can also be expressed using instant relations:
(∀k ∈ N?)(A[kα] ≺ B[kβ + 1]) ∧ (B[kβ] ≺ A[kα+ 1]).
4.3 Mixed constraints
4.3.1 Sampling
C = A sampledOn B, where A, B, and C are discrete-time clocks, denes C as a sub-clock
of B that ticks only after a tick of A (Figure 6).
(∀c ∈ IC)(∃b ∈ IB)(∃a ∈ IA)(c ≡ b) ∧ (a 4 b) ∧ (°b ≺ a)
RR n° 6540
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Figure 6: C = A sampledOn B
The strict form C = A strictly sampledOn B has the following characterization:
(∀c ∈ IC)(∃b ∈ IB)(∃a ∈ IA)(c ≡ b) ∧ (a ≺ b) ∧ (°b 4 a)
5 Time Structure as concurrent system
A Time Structure can be representedlike in Figures 4 to 6by a graph showing instants
and temporal relations between them. Instead of this explicit representation, which is gen-
erally innite, we consider nite graphs made of clocks and clock constraints. This graphical
representation is of course equivalent to the textual form expressed in CCSL. Remind that
the semantics of a well-structured Time Structure is a POset that we do not intend to build.
5.1 Clock Dependency Graph (CDG)
A CDG is a graph whose vertices are clocks, and whose edges represent clock constraints.
There are two kinds of edges: solid-line edges, standing for coincidence-based constraints,
and dashed-line edges, standing for precedence-based constraints. Edges can be annotated
with information about the constraint itself (e.g., lter, delay . . . ). When the relation speed
holds between two clocks, the edge is directed from the faster to the slower. See Figure 8
for an instance of CDG related to Easter.
A CDG is not a simple graphical alternative to a CCSL specication. It oers several
advantages. It is a synoptic view of the clock constraints suitable for a UML static rep-
resentation of the Time Structure. On this graph some causality cycles (inconsistency in
clock constraints leading to incorrect Time Structure) can easily be detected. CDGs are
also useful in modular specications of Time Structure (see example in Section 6.2).
5.2 Behavior of a Time Structure
A Time Structure can be viewed as a concurrent system, where agents are the clocks and the
state of the system is given by the current instant of each clock. Here, agent actions reduce
to a single one: clock ticking. A clock ticks when its current instant moves to its next instant.
A change-of-state in the system results from a set of concurrent clock tickings, called a
INRIA
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step. A step must respect all the clock constraints. Of course, the adjective concurrent
has to be revisited to capture our notion of coincidence.
In what follows, we propose a way to determine a possible run of the system, a run
being a sequence of steps. This solution relies on graph redrawing, which is in fact a form
of structural operational semantics.
5.2.1 Dynamic Constraint Graph
(DCG) This graph represents the constraints between clocks at a step of a run. The set
of nodes of this graph is static, while its set of arcs is dynamic. More precisely: a DCG
is a labeled directed graph 〈C,A〉 where C is a set of clocks (nodes of the graph), and
A ⊆ C × C × N × DepKind a set of labeled arcs, where DepKind = {after, synchro}
(dependency kind).
Each arc a connects a constrained clock (a.src) to a constraining clock (a.tgt). A natural
number a.ei ∈ N (expected instant) is associated with the arc. An arc has also an attribute
a.d:DepKind. a.d precises the dependency kind between the source and target clocks (either
precedence, drawn as a dashed-line or implication, drawn as a solid-line). Let AA (AS ,
resp.) be the subset of arcs the dependency kind of which is after (synchro, resp.). The
exclusion between clocks is not directly memorized in the DCG, but in an auxiliary Boolean
matrix (XM exclusion matrix) instead.
Each node c has an attribute c.ci ∈ N standing for the current instant of c.
5.3 Construction of the DCG
Before each new step of a run, a new DCG has to be built. Two auxiliary Boolean matrices
(the exclusion matrixXMand the implication matrixIM) are also created. A clock
constraint induces constraints between pairs of clocks: the constrained clock (cd) and the
constraining clock (cg). For each clock constraint, and for each pair of clocks (cd, cg) involved
in the constraint, create a candidate arc a = 〈cd, cg, ei, d〉 in the DCG. The expected instant
ei and the dependency kind d depend on the constraint. Set the entry XM(cd, cg) if the
constraint is an exclusion. Set the entries IM(cd, cg) and possibly the entry IM(cg, cd) when
required by the constraint. A pair of clocks (cd, cg) may appear in several constraints, so
that the constraints have to be accumulated. A resolution operation ⊕, which is commutative
and associative, is then applied. This operation is described in Table 1. Of course, trying
to introduce a synchro arc a when the clocks are exclusive (XM(a.cd, a.cg) = true) leads
to inconsistency and causes the abortion of the DCG construction. The integration of the
candidate arc into the DCG is then dened by the ] : 2T × T → 2T operation where
T = C × C × N × DepKind. ] is such that for any a, A ] a = if ∃a′ ∈ A, a′.src =
a.src ∧ a′.tgt = a.tgt then (A \ {a′}) ∪ {a⊕ a′} else A ∪ {a}.
RR n° 6540
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a′.d\a.d after synchro
after 〈a.src, a.tgt,max{a.ei, a′.ei}, after〉 if a′.ei < a.ei then a else abort
synchro if a.ei < a′.ei then a' else abort if a.ei = a′.ei then a' else abort
where a.src = a′.src and a.tgt = a′.tgt
Table 1: Resolution operation (returns a′ ⊕ a).
We illustrate this structural transformation from clock constraints to arcs on only two
representative examples, due to place limitation.
Filtering: B = A filteredBy w induces an implication dependency from A to B and some-
times from B to A (when instants of A and B are coincident). More precisely, if w[A.ci+1] =
1 then AS ← AS ] 〈B,A,A.ci+ 1, synchro〉, AS ← AS ] 〈A,B,B.ci+ 1, synchro〉 else
AS ← AS ]〈B,A,w ↑ (B.ci+ 1), synchro〉. Note that if A and B were previously connected
by a precedence arc, this operation causes the deletion of this arc in AA.
Alternation: A strictly alternatesWith B induces mutual precedence dependencies between
A and B. AA ← AA ] 〈A,B,B.ci+ 1, after〉, AA ← AA ] 〈B,A,A.ci+ 1, after〉.
5.4 Determination of a Step
When the DCG is constructed and the matrices XM and IM are lled, compute the tran-
sitive closure of the implication relation (on matrix IM) and add possible new synchro
arcs.
5.4.1 Enabled clocks
Build the set of clocks satisfying the after constraints:
EnabledSet = {c ∈ C|(∀a ∈ AA)a.src = c =⇒ a.tgt.ci ≥ a.ei}.
5.4.2 Fireable clocks
Now check the synchro constraints and determine the set of reable clocks, which is a subset
of EnabledSet, such that:
FireableSet = {c ∈ EnabledSet|(∀a ∈ AS)
a.src = c =⇒ (a.tgt ∈ EnabledSet) ∧ (a.tgt.ci = a.ei− 1)}
5.4.3 Step
Select a subset of reable clocks to compose the step. The selection must respect the
following rules:
1. (compulsory) Clocks whose instants coincide must either re all or none;
INRIA
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Figure 7: DCGs at the rst three steps
2. (compulsory) A step cannot re exclusive clocks;
3. (strategy dependent) Independent reable clocks may re in a step.
The possible (simulation) strategies oered by our tool are:
• minimal step: re only a coincident set (such a set can be reduced to a singleton) among
possible reable clocks (random choice).
• maximal step: re a maximal subset of reable clocks.
• interactive choice: re one or several independently reable coincident sets.
5.4.4 Example
consider a simple three-clock constraint time structure:
B = A H (1.0)ω; C ∼ B
Figure 7 represents DCGs at the rst three steps. Disabled clocks are red, enabled
clocks amber, and reable clocks are green. Note that at step 2, clocks A and C can re
independently.
6 Easter model
This section illustrates the use of clock constraints for determining Easter day (specication
given in Section 3). The origin of time has arbitrarily been set to Saturday March 1st, 2008.
The rst new moon is then on March 7th.
6.1 Simplied clock model
A simplied CCSL specication (see below) considers that NewMoonDays and VEquinoxDays
are strictly periodic on Days (period of 30 and 365, respectively). We introduce an auxiliary
clock EasterMoonDays that represents the nominal full Moon days. Circled numbers after
clock constraints are not part of CCSL code; There are just comments referring to the
requirement numbers in Figure 3.
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Sundays = Days filteredBy 0.(1.06)ω ¬
V EquinoxDays = Days filteredBy 020.(1.0364)ω °
NewMoonDays = Days filteredBy 06.(1.029)ω
FullMoonDays = NewMoonDays delayedFor 14 on Days ®
EasterMoonDays = V EquinoxDays sampledOn FullMoonDays ¯
EasterDays = EasterMoonDays strictly sampledOn Sundays ­
Figure 8 shows the corresponding clock dependency graph. This time structure gives the
correct date for Easter 2008 but fails to predict Easter 2009. A more accurate specication
of the new Moon must be given.
Figure 8: Clock dependency graph for Easter
6.2 Clock module
NewMoonDays and VEquinoxDays are not strictly periodic. On the calendar, the duration
between two consecutive new moons is either 29 days or 30 days. The exact duration depends
on the actual motion of the Moon. The mean synodic period of the moon is 29.53 days. The
exact date of the new moon is given by the ephemeris. For instance March 7th new moon
occurred at 18:14 i.e., 0.76 day after March 7th 00:00.
A better approximation for NewMoonDays uses local clocks. Let HDays be a clock that
represents hundredths of day, and ENM a clock for the (approximative) Ephemeris New
Moon. The relationship between HDays and Days is a simple periodic ltering: there is a
Days instant every 100th HDays instant. The relationship between ENM and HDays is also
periodic but more complex: Starting from March 1st 00:00, the rst ephemeris new moon
occurs 6.76 days after and then (almost) periodically every 29.53 days. Now, the calendar
new moon is obtained by a sampling of the ephemeris new moon on Days. Hence: Days = HDaysH
(
099.1
)ω
ENM = HDaysH0675
(
1.02952
)ω
NewMoonDays = ENM Days
 \HDays,ENM
INRIA
Clock Constraints in UML/MARTE 15
The  operator is the sampling operator. HDays and RNM being local clocks, are hidden
(\ operator). The corresponding CDG is shown in Figure 9.
Figure 9: Clock Dependency Graph for NewMoonDays
Since ENM isSporadicOn Days gap = 29 (i.e., two consecutive instants of ENM are sep-
arated by at least 29 instants of Days), we can deduce that Days and NewMoonDays are con-
strained byNewMoonDays = Days restrictedTo P , where P (j, k) , (j = d(673 + 2953 (k − 1)) /100e).
Thus, four clock constraints reduce to a single clock constraint. With these new constraints,
the date of Easter 2009 is correctly predicted. A longer term prediction can be obtained by
more accurate predicates, for instance by implementing Oudin's algorithm (1940).
7 Related Work
In UML, Time is seldom part of the behavioral modeling, which is essentially untimed.
By default, events are handled in their arrival order. In UML2, the subpackage Simple
Time introduces metaclasses to represent time and duration. This very simple model of
Time explicitely calls for extensions (by an appropriate Prole) to provide both a more
sophisticated model and a precise semantics. Several models of Time and Concurrency
(outside the scope of UML) have been dened and have inspired our work. We briey
describe them in this section.
There has been several attempts to give a formal semantics to UML constructs. Lots
of the existing work focus on behavioral models (activities and interactions) [8, 9, 10] and
attempt to give a semantics to UML metaclasses in a transformational way. MARTE Time
model includes both structural and behavioral aspects (not the behavior only) and does not
focus on one specic diagram. However, we do not consider the whole behavior nor the
whole metamodel. Our intent is rather to give a global consistency to timing aspects of a
UML model.
Our time model is based on partial ordering of instants. This is close to Petri's work
on concurrency theory [11]. This model restricts coincidence to single points in space-time.
In our model, the coincidence relationship melts a priori independent points (instants)
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to reect design choices and thus is a foundational relation for us. General Net theory has
also inuenced our work. The precedence-based relations and especially the clock constraint
synchronization are inspired from the synchronic distance concept [12].
Petri nets have well-established mathematical foundations and oer rich analysis capa-
bilities. Petri nets support true concurrency and could be used to specify our clock relations
(at least some of them). However, it is very dicult to express simultaneity. It is not pos-
sible to force two transitions to re at the same time. An extension, Time Petri Net [13]
adds time intervals to transitions, thus providing a support for simultaneity. Even with that
extension, the specication of CCSL constraints is far from straight forward.
Our logical time model is also akin to synchronous language time model. Coincidence-
based CCSL clock constraints are easily expressed with the language Signal [14]. Signal is
a relational language that supports multiclock (polychronous) specications. A signal is
a sequence of values of the same type, which are present at some instants. The set of
instants where a signal is present is the clock of the signal. There are two kinds of opera-
tors. Monochronous operators act only on synchronous signals, i.e., signals that are always
present at the same instants. These operators mainly operate on values rather than clocks.
Polychronous operators act on signals with any clock and their result may have another
clock. In MARTE, the Time Structure only refers to the instants and a labeling function
can be given to associate values with instants. In this paper, we have focused on the Time
Structure ignoring the labeling function (the values). CCSL clocks then compare to pure
signals (type event in Signal). Considered CCSL constraints compare to Signal polychronous
operators.
8 Conclusion
This paper introduces a formal semantics for MARTE Clock Constraint Specication Lan-
guage. A simple (but not trivial) example illustrates the use of CCSL in modeling time
constraints and gives the opportunity to explain how to build valid solutions dynamically.
MARTE OMG Specication introduces a conceptual view of the Time Model with an
informal (natural language) semantics and the adequate UML syntax to refer to this Time
Model in UML user models. To avoid divergent interpretations a formal semantics was
needed, especially for real-time critical systems.
The initial intent of MARTE being to cover both design and analysis, many relations (may
be too many) have been introduced for convenience. This paper provides a classication of
the constraints based on two foundamental relationships (coincidence-based and precedence-
based).
MARTE Time Model has also introduced in UML, the notion of logical time, missing in
the standard and very useful to digital circuit design. Logical time is a common concept in
synchronous languages and Petri nets. The relationship between CCSL and other languages
like Petri nets and Signal deserves to be explored so that our models could benet from
existing analysis tools like TINA [15] (for Time Petri Net) and Polychrony(for Signal). This
is still on-going work. For now, we have implemented a simulator that captures clock
INRIA
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constraints associated with a UML model, processes them and yields graphical execution
traces. This simulator is part of OpenEmbeDD platform (http://openembedd.org).
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A Binary Words
B Macros for this paper
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C Instant relations
Syntax Notation LATEX
predecessor °. \predSuc .
successor .° . \predSuc
coincidence ≡ \coinc
precedence 4 \pred
strict precedence ≺ \spred
Table 2: Operators for Instants.
Syntax Notation LATEX
predecessor of i °i \ipred{i}
successor of i i° \isucc{i}
i precedes j i 4 j \iprec{i}{j}
i strictly precedes j i ≺ j \isprec{i}{j}
i coincidesWith j i ≡ j \icoinc{i}{j}
Table 3: Instant relations.
RR n° 6540
20 André & Mallet
D Clock relations
Syntax Notation LATEX
B isSubClockOf A B ⊆ A \csubeqclock{B}{A}
A isSuperClockOf B A ⊇ B \csupeqclock{A}{B}
A isFasterThan B A 4 B \cprec{A}{B}
A isStrictlyFasterThan B A ≺ B \csprec{A}{B}
A alternatesWith B A ∼ B \caltern{A}{B}
A sync(α, β) B A ./ (α, β)B \csynchronized{A}{B}{α}{β}
Table 4: Clock relations.
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E Functional clock relations
Syntax Notation LATEX
A filteredBy w A H w \sproj{A}{w}
A followedBy B A • B \cconcat{A}{B}
A sampledOn B A  B \csampledOn{A}{B}
Table 5: Clock functional relations.
Notation LATEX Semantics
w [k] \kthbit{w}{k} kth bit of w
w[k..l] sub-binary word from k to l
w[k..] binary word starting from k. Possibly innite
w1 • w2 \wcat{w1}{w2} binary word concatenation
|w| \numberOf{w}{} length of w
|w|b \numberOf{w}{b} number of bits set to b in w
w ↑ k \kthone{w}{b} index of the kth 1 in w
w ↓ k \oneuptok{w}{b} number of 1 upto k in w
w1 ◦ w2 \wcomp{w1}{w2} binary word composition
Table 6: Binary word notations.
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